Capacitor mismatch error cancellation technique for a successive approximation A/D converter
نویسندگان
چکیده
An error cancellation technique is described for suppressing capacitor mismatch in a successive approximation A/D converter. At the cost of a 50% increase in the conversion time, the first-order capacitor mismatch error is cancelled. Methods for achieving top-plate parasitic insensitive operation are described, and the use of a gain-and offset-compensated opamp is explained. SWIT-CAP simulation results show that the proposed 16-bit SAR ADC can achieve an SNDR of over 91 dB under non-ideal conditions, including 1% 3σ nominal capacitor mismatch, 10-20% random-ized parasitic capacitors, 66 dB opamp gain, and 30 mV opamp offset.
منابع مشابه
Performances And Limitations Of A Technique For Background Calibration Of Capacitor Mismatch Errors In Pipelined A/D Converters
This paper analyses the performances of a recently proposed background calibration technique with digital cancellation of D/A converter noise, which has been recently proposed for highspeed, high-resolution, pipelined Analog-to-Digital Converters (ADCs).
متن کاملA Novel Two-Split Capacitor Array with Linearity Analysis for High-Resolution SAR ADCs
A novel two-split capacitor (T-SC) array structure for Successive Approximation Register (SAR) analog-to-digital converter (ADC) is proposed. When used as digital –to-analog converter (DAC), this circuit reduced the chip area by 27.7% in comparing with the conventional Split Capacitor (SC) at resolution=14. The area reduction effect can be more significant with the increasing resolution of ADC....
متن کاملA Mismatch-Immune 12-bit SAR ADC With Completely Reconfigurable Capacitor DAC
We overcome mismatch constraints of capacitor DAC design in SAR ADCs using a completely reconfigurable DAC with content addressable memory beneath groupings of unit capacitors. We demonstrate a linearity optimization technique in simulation and measurement. We achieve a nearly 2-bit repeatable ENOB improvement with a peak of 11.3 bits.
متن کاملNew Switched-Capacitor Pipelined ADC
The paper deals with a new 12-bit low power switched-capacitor (SC) ADC for portable applications, such PDA, notebook etc. The paper describes design of ADC and its behavioural modelling regarding low power consumption. The Op-Amp sharing technique and capacitor scaling approach are utilized to obtain it. The basic block topology design is outlined too. The cancellation techniques to avoid the ...
متن کاملAll-Digital Background Calibration of a Successive Approximation ADC Using the "Split ADC" Architecture
The “Split ADC” architecture enables fully digital calibration and correction of nonlinearity errors due to capacitor mismatch in a Successive Approximation (SAR) ADC. The die area of a single ADC design is split into two independent halves, each converting the same input signal. Total area and power is unchanged, resulting in minimal increase in analog complexity. For each conversion, the half...
متن کامل